All About Circuits: The Role of Last-Level Cache Implementation for SoC Developers

by Madelyn Miller, On May 13, 2020

The Role of Last-Level Cache Implementation for SoC Developers

May 13th, 2020 – By Kurt Shuler

There is a challenge for SoC developers to find ways to navigate the demand of memory in their design. This article looks at how a fourth, or last-level, cache can provide a solution.

So, what’s the best memory solution? For hints, we can look at what other companies are doing. Tear-down analyses have shown that Apple, for one, solves the speed mismatch problem by adding another cache. If a big company with nearly infinite R&D resources designs around its SoCs bottlenecks this way, it’s probably worth looking into.

 

To read the entire All About Circuits article, please click here: https://www.allaboutcircuits.com/industry-articles/last-level-cache-implementation-for-soc-developers/

SUBSCRIBE TO ARTERIS NEWS