Arteris Ncore Cache Coherent Interconnect IP Featured in Linley Group Paper
by On Aug 25, 2016
This 9-page paper explains new hardware interconnect IP technology that enables cache coherent communication between different types of compute engines in an SoC. It is written by Senior Analyst Loyd Case of The Linley Group, which also publishes Microprocessor Report and is one of the premier semiconductor analyst groups in our industry.
{{cta(‘c549335c-be9d-4e16-a6e4-43e129e43c6c’)}}
