Arteris Articles

Semiconductor Engineering: When Bugs Escape

Chirag Gandi, Director of Verification at Arteris IP, chats with Brian Bailey in this Semiconductor Engineering article:

When Bugs Escape

 

July 26th, 2018 - By Brian Bailey

Topics: semiconductor engineering arteris ip SoC semiconductor interconnects RTL deadlocks formal verification layered verification emulation corner-case bugs silicon