NoCcompiler

NoCcompiler is the NoC configuration environment for the Arteris Danube NoC IP Library.

Using NoCcompiler, SoC designers can quickly configure, instantiate, and connect with drag-and-drop ease the various library units they need to create their application-specific NoC topology.

NoCcompiler generation technology automatically generates a test environment, including the HDL code and other deliverables for the NoC that can be directly used in classical RTL2GDSII flows.

Key benefits

  • Easy capture and configuration of the NoC, with advanced graphical user interface features and inline parameter consistency control.
  • Ability to describe a NoC as a hierarchy of sub-networks, or "clusters", thus allowing fully independent SoC subsystem design, or reuse of existing subsystems.
  • Multiple window interface for simultaneous design of request, response, and service networks, as well as on-silicon probe placement for debug and performance monitoring.
  • Address decoding and switch route table configuration checks prior to code generation.
  • Powerful RTL code generation (VHDL and Verilog), with associated synthesis scripts (Synopsys and Magma) and a SystemC cycle-accurate model.
  • Self test generation to verify NoC connectivity and peak performance against a reference black box model.
  • Advanced documentation generation including pre-synthesis area estimates, memory, and configuration register maps.

NoCcompiler data sheet

Corporate Backgrounder request

Copyright© 2008 Arteris S.A. Arteris, NoCcompiler and NoCexplorer are trademarks of Arteris, S.A. All other trademarks are property of their respective owners.