Design & Reuse: Topology and Data Movement in Multi-Die Design
- Ashley Stevens
- < 1 min read
Whilst chiplets garner much interest, many remain cautious about adopting multi-die solutions because the technology transition affects far more than just packaging; it changes the approach to design methodology, verification, manufacturing, and system architecture. However, recognizing the potential payoffs helps explain why the industry continues to advance in measured steps.
Figure 1: Multi-Die Paradigm Shift (Source: Arteris, Inc)
To confidently adopt chiplet architectures, engineers must solve two core problems involving predictable data movement across dies and manageable system integration.Arteris addresses these challenges through configurable interconnect technology and system-level integration tooling that allow architects to scale designs across multiple silicon domains while maintaining architectural control.
Breaking the Reticle Barrier
At advanced nodes, reticle limits cap die sizes at 26mm by 33mm, or 858 mm². Designs that approach this limit face reduced yield, increasing cost exponentially. Multi-die integration provides an alternative. Rather than pushing a monolithic die size to its limit, architects partition functionality across multiple silicon dies and integrate them within a single package.
Silicon interposers enable aggregate area well beyond a single reticle field. Current implementations reach approximately 80mm by 80mm. Larger interposer formats approaching 100mm by 100mm are emerging, with projections extending toward 120mm by 120mm in future generations. This packaging capability enables system-level scalability without increasing die sizes.
To read the full article on Design & Reuse, click here.
