Semiconductor Engineering: Optimizing NoC-Based Designs

by Paul Graykowski, On May 10, 2022

Paul Graykowski, Senior Technical Marketing Manager at Arteris authored this Semiconductor Engineering article:

May 5th, 2022 – By Paul Graykowski

Further optimization of RTL repartitioning with switching from crossbar interconnects to NoCs.

Semiconductor development is currently in a phase of rapid evolution driven by the combination of new technologies and methodologies. The technique of combining multiple functions into systems-on-chips (SoCs) is continuing to grow in complexity. Rapid advancement in new technologies for market segments like data centers, robotics, ADAS and artificial intelligence/machine learning (AI/ML) are resulting in a new breed of SoCs. These fields demand designs that are maximized for both power and performance efficiency. Designers are finding that networks-on-chip (NoCs) provide the enabling technology to meet this demand and are accelerating the move away from crossbar interconnect technology.

Learn more about Arteris IP Deployment Technology Products .

 

To read the entire article on Semiconductor Engineering, click here.

SUBSCRIBE TO ARTERIS NEWS