Home » Newsroom » Blog » Silicon Semiconductor: Revolutionizing Semiconductor Design

Silicon Semiconductor: Revolutionizing Semiconductor Design

Mar 25, 2025
Phil Alsop
< 1 min read

Andy Nightingale, Vice President Product Management & Marketing at Arteris, discusses exciting developments at the company: the launch of FlexGen®, smart network-on-chip IP accelerating chip design by up to 10x, enhancing engineering efficiency by 3x and with AI-driven heuristics reducing wire length by up to 30% the immediate availability of the latest generation of Magillem® Registers technology for SoC integration automation, featuring significant advancements to performance, capacity, standards support, and usability and the news that Nextchip has licensed Arteris’ FlexNoC® 5 interconnect IP with Functional Safety for its EFREET1 project for automotive vision.

To watch the full interview on Silicon Semiconductor, click here.

Blogs

Latest Blogs

Blog

EE Times: AI-Accelerated Software Security Vulnerability Discovery: Is Hardware Next?

AI is accelerating software vulnerability discovery at unprecedented speed. Could semiconductor hardware be next, and how should the industry prepare?

Learn more about this

Blog

Semiconductor Engineering: Using SystemC TLM Modeling To Solve AI Data Movement Challenges

SystemC TLM modeling helps AI chip architects analyze NoC data movement early, identify bandwidth and latency bottlenecks, optimize workload behavior, and reduce RTL-stage performance and integration risk. Learn more about how early NoC modeling improves AI system design and accelerates

Learn more about this

Blog

AI-Accelerated Vulnerability Discovery: An Emergency in Software Security. Is Hardware Next?

Frontier AI models are accelerating vulnerability discovery at unprecedented scale, raising urgent questions about the future of hardware security.

Learn more about this

Blog

EDN: How data movement defines performance for AI silicon

This article explores how AI chip performance is increasingly constrained by data movement rather than raw compute power, highlighting the growing role of network-on-chip (NoC) architectures, chiplets, cache hierarchies, and physically aware design in modern AI SoCs. Learn more about

Learn more about this

Blog

Design & Reuse: A Repeatable Framework for Hardware Security Assurance

This article explores how hardware security assurance is evolving into a structured, repeatable process for evaluating third-party IP in increasingly complex SoC and RISC-V designs.

Learn more about this

Blog

What the steam engine can teach us about modern chip design

In 1712, a quiet breakthrough took place in a coal mine in Staffordshire, England. It wasn’t heralded as a revolution at the time, but it was the spark that would…

Learn more about this