Newsroom Search

May 2, 2025

Electronic Design: Breaking Barriers in SoC Design with Smart NoC Automation

As SoCs grow in complexity, manual NoC generation is no longer practical. Discover how how automated NoC generation streamlines interconnect development to improve efficiency, scalability, and performance in advanced semiconductor designs.

Learn more about post

Apr 24, 2025

Semiconductor Engineering: Data Movement Is the Energy Bottleneck of Today’s SoCs

In today’s AI-focused semiconductor landscape, raw compute performance alone no longer defines the effectiveness of a system-on-chip (SoC). Learn more about how the right interconnect ensures that design teams are well-equipped to meet workload demands while achieving the performance and

Learn more about post

Apr 22, 2025

Unite.AI: Andy Nightingale, VP of Product Marketing at Arteris – Interview Series

Learn more about Andy Nightingale, VP of Product Marketing at Arteris. Throughout his 35-year career, Andy has held a range of roles, including engineering and product management positions at Arm, where he spent 23 years. In his current role, Andy

Learn more about post

Apr 21, 2025

Design & Reuse: Automating Hardware-Software Consistency in Complex SoCs

Magillem Registers automates hardware-software consistency, ensuring consistency, reducing errors, and accelerating development for efficient, innovative, and reliable designs.

Learn more about post

Apr 16, 2025

EDN: How NoC architecture solves MCU design challenges

Explore how today's NoC architectures solve MCU design challenges by optimizing timing closure, minimizing wire count, and reducing die area while supporting high-bandwidth, low-latency communication.

Learn more about post

Apr 1, 2025

Design News: The Hidden Technology Behind Faster, Smarter Silicon Chips

Engineering time can be significantly reduced thanks to the use of smart NoC IP technology like FlexGen smart NoC IP from Arteris. Learn more in the article.

Learn more about post

Mar 27, 2025

Semiconductor Engineering: Challenges In Managing Chiplet Resources

The chip industry is exploring multiple avenues for simplifying multi-die integration, but difficulties remain for optimizing designs. Learn more in the article.

Learn more about post

Mar 27, 2025

Semiconductor Engineering: Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs

As design complexity increases, manual design approaches can struggle to minimize wire length. Learn more about how the solutions like Arteris’ FlexGen can help one optimize that.

Learn more about post

Mar 26, 2025

Semiconductor Engineering: The Evolving Role Of AI In Verification

The pressure on verification engineers to ensure the functional correctness of devices has increased exponentially as chips have gotten more complex and evolved into SoC, 3D-ICs, multi-die chiplets and beyond. Learn what the take on that of the industry experts

Learn more about post

Mar 25, 2025

Silicon Semiconductor: Revolutionizing Semiconductor Design

Phil Alsop, Editor of Silicon Semiconductor Magazine, discusses exciting developments with Arteris' Andy Nightingale including the launch of FlexGen and the immediate availability of the latest generation of Magillem Registers technology for SoC integration automation.

Learn more about post

Arteris Newsroom Search

Sort & Filter

No results found

Media Resources

Media Contact

Gina Jacobs

Media Resources

Headquarters