Contact Us
Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Blogs

background-element-24

Sort & Filter

Topics
AI / Machine Learning (23) Multi-Die (20) FlexGen (17) Network-on-Chip (NoC) (14) FlexNoC (11) Ncore (10) Magillem Registers (7) Cybersecurity (5) Magillem Connectivity (5) Connected by Arteris (4) Magillem Packaging (4) Radix-S/M/ST (4) Automotive (3) Hardware Security Assurance (3) CodaCache (2) Low Power (2) RISC-V Designs (2) Cycuity (1) Functional Safety (1) Microcontroller (1) NoC Tiling (1) RISC-V (1)
Year filter
Show More
Latest
Oldest
A-Z
Z-A
415 Results
Sort & Filter
Arteris Celebrates One Year in Poland with New and Expanded Partnerships
Arteris Celebrates One Year in Poland with New and Expanded Partnerships
Arteris marked the first anniversary of its Krakow engineering hub, highlighting a year of growth, innovation, and deeper integration into Europe’s semiconductor ecosystem. The milestone included expanded partnerships with leading Polish universities, reinforcing collaboration in research, education, and talent development.
Learn more about post
valid assembly topologies
Design & Reuse: Topology and Data Movement in Multi-Die Design
This article explores how multi-die design shifts the primary challenge from scaling silicon to managing data movement and system integration across chiplets. It highlights the critical role of NoC topology in controlling traffic, latency, and coherency between dies, as well
Learn more about post
The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
Modern system-on-chip (SoC) performance is no longer compute-bound. It is increasingly data-movement–bound and wire-limited.
Learn more about post
Arteris × XuanTie: The “Data Highway” for High-Performance RISC-V SoCs
Arteris and XuanTie have formed a deep partnership, leveraging the Ncore cache-coherent NoC IP as the core to build a "data highway" for high-performance RISC-V SoCs. Ncore paired with the XuanTie C930 delivers 30 GB/s/GHz bandwidth and 110-cycle latency, supporting
Learn more about post
Building Secure Chips: Why Hardware Security Assurance Is Now Essential
Building Secure Chips: Why Hardware Security Assurance Is Now Essential
Hardware security is no longer optional. At DAC 2025, industry leaders share how teams are shifting from traditional verification to measurable security assurance without breaking budgets or schedules. Learn what’s changing, why it matters, and how to build trust into
Learn more about post
Importance Of Hardware Security Verification In Pre-Silicon Design
Semiconductor Engineering: Importance Of Hardware Security Verification In Pre-Silicon Design
Security in modern semiconductor design must be built in from the start, not validated after the fact. This article explains how pre-silicon hardware security verification relies on two key pillars — functional verification to ensure security features behave correctly, and
Learn more about post
Chiplet innovation isn’t waiting for perfect standards
EDN: Chiplet innovation isn’t waiting for perfect standards
As monolithic SoCs reach their limits, chiplets offer a more scalable and cost-effective path forward. Despite incomplete standards, companies are moving ahead using modular design and flexible interconnects, with Arteris highlighting the role of NoC IP and automation in enabling
Learn more about post
Last-level cache has become a critical SoC design element
EDN: Last-level cache has become a critical SoC design element
As AI-driven SoCs integrate increasingly heterogeneous compute engines, last-level cache (LLC) has become a critical architectural element for balancing performance, power, and determinism. Positioned between on-chip subsystems and external memory, LLC reduces latency and off-chip traffic but only when carefully
Learn more about post
Securing RISC-V Third-Party IP: Enabling Comprehensive CWE-Based Assurance Across the Design Supply Chain
SemiWiki: Securing RISC-V Third-Party IP: Enabling Comprehensive CWE-Based Assurance Across the Design Supply Chain
As RISC-V adoption grows across commercial and government programs, integrating third-party IP cores introduces supply chain security challenges that require structured, design-level assurance. This article highlights a scalable, CWE-based methodology demonstrated by Cycuity (an Arteris brand) with SiFive and BAE
Learn more about post
AI Energy Gap and Chiplets: Why Data Movement Matters
Semiconductor Engineering: AI Energy Gap and Chiplets: Why Data Movement Matters
At the panel discussion at Chiplet Summit 2026, where Arteris was among the experts, participants emphasized that efficient AI chiplets require more than fast physical links like UCIe—they demand smart, system-level architecture around data movement, coherency, and protocol choice. As
Learn more about post
Previous
Next Page

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Call to Action
Media Resources

Media Contact

Gina Jacobs

VP Brand Marketing
+1 408 560 3044
Contact Newsroom

Media Resources

Logo Guidelines
Logo Download
Company Overview