• ncore 3 block diagram website
  • ncore 3 resilience block diagram functional safety website

  Download Ncore Datasheet
  Download Ncore Paper by Linley Group (MPR)

Arteris IP Ncore™ Cache Coherent Interconnect IP implements the same philosophy as our FlexNoC IP:
Maximum configurability and scalability for the ultimate in product differentiation. Ncore is more scalable and area-efficient than mesh-based interconnects and is optimized for heterogeneous cache coherent systems.

Highly scalable

Higher bandwidth and faster performance

Lower power consumption

Ncore offers multiple configurable snoop filters, multiple configurable proxy caches and a modular, distributed architecture to provide system architects the most advanced technology and more degrees of freedom to innovate.

  Download Ncore Datasheet

What industry leaders say about Arteris Ncore Cache Coherent Interconnect IP:

Having precise control over the configuration of coherent agent ports, memory interfaces, and snoop filters helps us make more power- and area-efficient SoCs. The distributed hardware architecture allows for a more efficient physical design by easing back-end placement and timing closure.

NXP logo
Benny Chang, Vice President of R&D, Automotive MCU and Processors Business LineNXP Semiconductors

Working with valued partners like Arteris and the wider community delivers a diverse range of SoC building blocks that implement ARM® AMBA® technology. These collaborations will further drive innovation in heterogeneous cache coherent systems.

Arm logo
Charlene Marini, Vice President, Segment Marketing, ARM

The exploding cost of the latest semiconductor process nodes is forcing design teams to evaluate new architectural approaches for SoC design. The distributed cache coherent architecture that Arteris offers will help system designers better utilize the processing resources in the SoC, making computing throughput more efficient.

The Liney Group logo
Linley Gwennap, Principal AnalystThe Linley Group