Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Cycuity Radix-S

Simulation-based security verification — ensure the absence of security weaknesses​
Overview

Identify security risks and unexpected design behaviors

Radix-S is used during design creation and verification to detect and remediate security issues in IP blocks and subsystems of an SoC. Its advanced information flow analysis helps teams identify and locate the root cause of potentially serious security issues and provides a more comprehensive validation technique for internal security requirements.

Radix-S automates and enhances the security review processes by more efficiently creating pass/fail security rules directly from security requirements, which can be easily validated by using common simulators from Cadence, Synopsys, and Siemens EDA. These rules are orders of magnitude more compact than traditional functional assertions and provide significantly broader security coverage. Moreover, their simplicity and expressiveness enable greater collaboration between security experts and hardware designers.

In addition, Radix-S helps identify 80% of common hardware weaknesses in the Common Weakness Enumeration (CWE) database maintained by MITRE.

Advantages

Security protection verification

Catch rule violations during simulation

Validate pass/fail security rules in common simulators to uncover security issues while verification tests run.

Expand coverage with compact security rules

Use expressive Radix rules to cover security requirements more efficiently than traditional functional assertions and support collaboration between security and hardware teams.

Trace insecure information flows

Use information-flow analysis to identify unexpected behavior and locate root causes for remediation.

Radix-S workflow

The inputs to Radix-S include the System IP or SoC’s RTL files, a set of security rules, along with the block or system level test bench files that verification teams are already developing. Radix-S then creates and adds a hardware Security Model to the design. The Security Model is used to check the validity of the security rules while running in a commercially available simulator.

Cycuity Radix-S diagram
background-element-13

Radix-S use cases

As the complexity of chip design grows, so do threats that can undermine customer trust—and your bottom line. See how Cycuity can give your business end-to-end hardware security throughout the product life cycle.

Hardware root of trust security verification

Ensures correct configuration for maximum security.

Timing side channels

Detect and prevent Meltdown / Spectre variants of attacks.

Encryption key leakage

Ensure keys remain secure during and after usages.

Third-party and vendor IP security

Verifies that vulnerabilities have not been introduced due to integration errors.

Support and Training

Need help?

Support and services

Arteris provides world-class design support and services to our customers and partners.

Training

Unlock the full potential of Arteris products. Explore customized learning solutions designed to boost your expertise.

Arteris Academy

Learn at your own pace, on your schedule. Access our library of on-demand training modules and develop new skills today.

background-element-14
What's New

Latest news