Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

FlexGen Smart Network-on-Chip (NoC) IP

AI-enhanced automation for smarter SoC and chiplet designs.
Overview

Intelligent automation for next-gen SoC design

Arteris FlexGen® introduces cutting-edge AI heuristics and machine learning, automating NoC topology generation to achieve up to 10x faster design iterations than traditional methods.

  • Optimize wire length.
  • Reduce latency.
  • Improve power efficiency.
  • Minimize manual intervention.

Designed for automotive, data centers, and industrial electronics applications, FlexGen shortens design cycles, enabling faster time-to-market and/or multiple design explorations for the most complex systems.

SoC Developers
Stevie IBA 2025 Silver Winner
AI Breakthrough Award 2025 - AI Engineering Innovation Award
Advantages

The smart and efficient way to build SoCs 

10x productivity boost

Smart NoC generation is 10x faster than traditional NoC flows, shortening SoC or chiplet iterations from weeks to days for design efficiency.

Expert-level results

Minimal effort for top-quality results and three times improvement in engineering efficiency across all NoCs. Algorithms minimize routing congestion, improving silicon area during physical design, with proven links to physical synthesis, place, and route to support tape-out success.

Wire length reduction-driven performance

Smart AI heuristics using machine-learning technology deliver an optimized topology with an average wire length reduction of up to 30%, reducing overall latency by up to 10%, and delivering power improvements across the design.

background-element-13

FlexGen key features

FlexGen Key Features

Explore additional FlexGen features, download the datasheet.

FlexGen Key Features
Feature Spotlight

NoC tiling with FlexGen

NoC tiling - new feature with FlexNoC

NoC tiling with mesh topology for NPUs, GPUs, TPUs with FlexGen. Up to 1024 tiles.

  • Scale performance
  • Condense design time
  • Speed testing
  • Reduce design risk

Create modular, scalable designs, with faster integration, verification and optimization.

Efficient data movement through the SoC

Integration with Arteris CodaCache® last-level cache raises the bar on innovation:

  • Ideal for NoC applications with data re-use
  • Improves overall SoC latency and power

Efficient data movement through the SoC​

Efficient Transport of Data Through the SoC

NoC integration automated flow

Automated flow to leverage SoC connectivity information using Arteris Magillem:

  • Improved productivity with reduced process
  • Better quality with early error detections thanks to checkers

NoC integration automated flow​

NoC Integration Automated Flow

FlexGen product benefits

Expert-level output quality

Generated smart NoC architecture and physical constraints.

Significant reductions in wire length

Minimize die area, power consumption, and latency.

10x productivity improvement

Reduce setup and configuration time from days to hours or minutes by automating repetitive, time-intensive tasks.

Higher frequencies, lower latencies

Use built-in NoC performance analysis exploration tools.

Speedy timing closure

Early physical awareness results in faster convergence without re-designs.

Automated verification

Save hundreds of hours of work versus manual verification test benches.

Increased profit

Reduce time to market with FlexGen design efficiency savings.

FlexGen fully integrated product options

Large Systems: XL Option
Option
Large Systems: XL and 2XL
  • NIU tiling
  • Mesh topology editor
  • Up to 2048 bits data bus
  • Virtual channel links
  • Write broadcast stations
learn more about option
Resilience Safety Option
Option
Resilience: Safety
  • ISO 26262 Functional Safety (FuSa)
  • Multi-ASIL support
  • Interconnect-wide ECC support
learn more about option
Reorder Buffer (1)
Option
Performance: Reorder Buffer

Single and multichannel reorder buffers (ROB):

  • Avoid ordering rule blocks
  • Avoid response serialization bottlenecks
  • Allow concurrent memory channel reads
learn more about option
background-element-14
background-element-6
Featured Solution

Multi-die solution accelerates AI-driven silicon innovation

Foundational technology for rapid chiplet-based design.
  • Flexible design scalability
  • Differentiated AI performance
  • Aligned with evolving industry standards
Built on silicon-proven NoC IP and Magillem® automation to scale modular architectures, the Arteris multi-die solution helps simplify multi-die projects, and compress development schedules.
Customer Testimonials

Trusted by innovative
companies everywhere

background-element-15
background-element-9
Support and Training

Need help?

Support and services

Arteris provides world-class design support and services to our customers and partners.

Training

Unlock the full potential of Arteris products. Explore customized learning solutions designed to boost your expertise.

Arteris Academy

Learn at your own pace, on your schedule. Access our library of on-demand training modules and develop new skills today.

background-element-14
What's New

Latest news

Popup Overlay