Resources Search
Sort & Filter
Type
Topics
Show More
Year
Show More
Sort
Latest
Oldest
A-Z
Z-A
101 Results
Sort & Filter
Solution Brief
Accelerate and Optimize AI-Based SoC Designs with Arteris
Optimize performance, power, and area for AI-driven SoCs from data centers to edge devices. Enable faster innovation in generative AI, physical AI, and autonomous systems with proven Arteris technology built for scalability, efficiency, and hardware assurance.
White Paper
CodaCache: Helping to Break the Memory Wall
This paper describes a novel configurable last level cache IP, CodaCache, that provides an easy-to-integrate solution giving system architects the capability to configure and adapt to their specific needs. Key technologies implemented in this IP are per-master way partitioning, scratchpad RAM allocation, AXI interfaces and functional safety mechanisms.
White Paper
Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product
Written by an ISO 26262 working group member who contributed to the new ISO 26262:2018 Part 11, this paper dispels myths about ISO 26262 certification and seeks to enhance the reader’s knowledge regarding all aspects of the ISO 26262 standard. This paper also discusses the standard’s applicability not only to electronic products, but also to the people and processes employed to create them.
White Paper
Re-Architecting SoCs for the AI Era
This paper defines AI, describe its applications, the problems it presents, and how chip designers can address those problems through new and holistic approaches to SoC and network on chip (NoC) design.It also describes challenges implementing AI functionality in automotive SoCs with ISO 26262 functional safety requirements.
Presentation
Automating the Generation of Scalable and Reusable FMEDA in Complex Systems-on-Chip (SoCs)
Presented at IQPC Application of ISO 26262 2022 Conference, describes an approach that uses a hierarchal and modular library of safety components to describe failure modes, safety mechanism diagnostic coverage, and other functional safety metrics at a level that scales with the size and complexity of an SoC and enables reuse for the creation of SoC platform derivative chips, which is common in our industry.
No results found
Make sure all words are spelled correctly. Try different, more general, or fewer keywords.
Popup Overlay