Low-power SoC design with advanced Arteris technology
Overview
Ultra-Low Power Meets High Performance
As SoCs become more complex—integrating multiple processors, memory hierarchies, and communication interfaces—balancing performance with energy efficiency has never been more critical.
Arteris provides flexible, high-performance interconnect and cache IP solutions that let designers build energy-efficient systems that deliver exceptional performance without compromising power budgets.
The Arteris comprehensive suite of IP includes FlexGen®, FlexNoC®, Ncore®, and CodaCache®, providing configurable, high-performance interconnect and cache solutions engineered to minimize power consumption while maximizing throughput and scalability.
- FlexGen and FlexNoC deliver physically aware, non-coherent interconnects optimized for low power through fine-grained interconnect tuning and advanced power management capabilities.
- Ncore provides a scalable, cache-coherent interconnect that supports heterogeneous coherence domains, reducing redundant data transfers and improving overall power efficiency.
- CodaCache adds a highly configurable last-level cache (LLC) that cuts down on main memory accesses, saving energy and boosting SoC responsiveness.
Together, these technologies enable designers to create energy-efficient, high-performance SoCs that meet the stringent power, cost, and thermal demands of next-generation consumer, IoT, and wearable devices.
Advantages
Flexibility to innovate for low power
Lorem Ipsum is simply dummy text of the printing and typesetting industry.
Industry-leading power efficiency
Arteris IP solutions minimize both dynamic and static power through advanced interconnect design, localized data movement, and precision clock and voltage control.
Optimized performance-per-watt
Deliver maximum computational efficiency without exceeding thermal or battery limits—essential for energy-sensitive devices in IoT, mobile, and edge markets.
Configurable for any application
From ultra-low-power IoT nodes to high-performance edge compute, Arteris IP scales across a wide range of process technologies, topologies, and power targets.
Proven integration ecosystem
Seamlessly integrate with existing EDA flows and SoC architectures using Arteris’ proven automation tools—reducing design risk and accelerating time to market.
Arteris FlexGen: Smart NoC IP revolutionizing semiconductor design
FlexGen is designed with built-in AI/ML-driven automation to generate optimized NoC designs for complex SoCs, delivering expert-level results.
- 10x productivity boost
- Expert-level results
- Up to 30% wire length reduction
Learn how you can speed time to market, optimize power plus performance, and improve overall design economics with FlexGen in our in-depth white paper.
Products
Products for low power designs
Lorem Ipsum is simply dummy text of the printing and typesetting industry.
Customers
Trusted by innovative companies everywhere

- EE Journal: Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- EE Journal: The Network-on-Chip Pioneer: How Arteris Enabling SoC Developers to Create Physically Valid NoCs Faster
- Electronic Design: All About NoCs
- SemiWiki: The Impact of Arteris on Automotive and Beyond with Frank Schirrmeister
- SemiWiki: A Broad View of Design Architectures and the Role of the NoC with Arteris’ Michal Siwinski
- EE Journal: The Freedom to Innovate: Arteris and the Rise of RISC-V
- Architecting the Future of Deep Learning Presentation
- Arm & Arteris AI and ISO 26262 Presentation
- Arm TechCon: Implementing ISO 26262 Compliant AI Systems-on-Chip with Arm and Arteris
- Automating the Generation of Scalable and Reusable FMEDA in Complex Systems-on-Chip (SoCs)
- Building Better IP with RTL Architect NoC IP Physical Exploration
- Challenges Adopting Fault Injection to Support Safety Analysis in Complex SoCs
- Efficient Scaling of AI Accelerators Using NoC Tiling
- FMEDA Automation for Scalability and Reuse in Complex Systems on Chips (SoCs)
- Fundamentals of ISO 26262 Part 11 for Semiconductors
- Implementing Low-Power AI SoCs Using NoC Interconnect Technology
- Implementing Machine Learning & Neural Network Chip Architectures
- Is the Missing Safety Ingredient in Automotive AI Traceability?
- ISO 26262 System-on-Chip (SoC) Safety Analysis for ADAS and AV
- ISO 26262: FMEA before FMEDA
- ISO 26262: What to Expect From Your Chip or IP Provider
- Lessons Learned Integrating AI/ML Accelerators into Complex ISO 26262 Compliant Systems-on-Chip
- Routing Congestion: The Growing Cost of Wires
- Safety Considerations for Network-on-Chip (NoC) Development
- The Role of Networks-on-Chips Enabling AI/ML Silicon and Systems
- Tiled Approach to System Scaling
- Using Synopsys Z01X to Accelerate the Fault Injection Campaign of a Fully Configurable IP
- A Design Flow for Critical Embedded Systems
- A Power Consumption Estimation Approach for Embedded Software Design using Trace Analysis
- AMS System-Level Verification and Validation using UVM in SystemC and SystemC-AMS: Automotive Use Cases
- Fundamentals of Semiconductor ISO 26262 Certification: People, Process and Product
- How to Efficiently Achieve ASIL-D Compliance Using NoC Technology
- Optimizing Enterprise-Class SSD Host Controller Design with Arteris FlexNoC Network-On-Chip Interconnect IP
- Power Dissipation of the Network-on-Chip in a System-on-Chip for MPEG-4 Video Encoding
- Re-Architecting SoCs for the AI Era
- Routing Congestion: The Growing Cost of Wires
- Scalability – A Looming Problem in Safety Analysis
- Security in Artificial Intelligence
- Using Machine Learning for Characterizations of NoC Components
- Using Synopsys Z01X to Accelerate the Fault Injection Campaign of a Fully Configurable IP
- Using Virtual Prototypes to Improve the Traceability of Critical Embedded Systems Flow
- Boost SoC Efficiency and Speed with FlexGen Smart NoC IP Automation White Paper
Latest news