Contact Us
Generic selectors
Exact matches only
Search in title
Search in content
Post Type Selectors

Tags: Multi-Die

background-element-45
Filter
Section
All Sections
Resources
Blog
Press Releases
News
Post Type with tags filter
Post Format Filter
Show More
0 Results
Filter
Chiplets 101: An Arteris Guide to Multi-Die Architecture 
View our guide to chiplets and multi-die architecture, explaining interconnect, data movement, memory, and design strategies for scalable high-performance SoC systems.
Learn more about post
Design & Reuse: Topology and Data Movement in Multi-Die Design
This article explores how multi-die design shifts the primary challenge from scaling silicon to managing data movement and system integration across chiplets. It highlights the critical role of NoC topology in controlling traffic, latency, and coherency between dies, as well
Learn more about post
The 5 Biggest Challenges in Modern SoC Design (And How to Solve Them)
Modern system-on-chip (SoC) performance is no longer compute-bound. It is increasingly data-movement–bound and wire-limited.
Learn more about post
Semiconductor Engineering: Importance Of Hardware Security Verification In Pre-Silicon Design
Security in modern semiconductor design must be built in from the start, not validated after the fact. This article explains how pre-silicon hardware security verification relies on two key pillars — functional verification to ensure security features behave correctly, and
Learn more about post
EDN: Chiplet innovation isn’t waiting for perfect standards
As monolithic SoCs reach their limits, chiplets offer a more scalable and cost-effective path forward. Despite incomplete standards, companies are moving ahead using modular design and flexible interconnects, with Arteris highlighting the role of NoC IP and automation in enabling
Learn more about post
Semiconductor Engineering: AI Energy Gap and Chiplets: Why Data Movement Matters
At the panel discussion at Chiplet Summit 2026, where Arteris was among the experts, participants emphasized that efficient AI chiplets require more than fast physical links like UCIe—they demand smart, system-level architecture around data movement, coherency, and protocol choice. As
Learn more about post
Electronic Design: Bridging the Gap to Chiplet Interoperability
This article examines the gap between today’s tightly managed multi-die implementations and the long-term vision of true multi-vendor chiplet interoperability. It explains how companies are deploying homogeneous and heterogeneous architectures, why proprietary flows still limit plug-and-play integration, and how standards
Learn more about post
EE Times: The Data Dilemma: Cracking the Code of Data Movement for the Next Wave of Semiconductor Innovation
As semiconductor architectures scale toward chiplets, multi-die SoCs, and AI-driven workloads, data movement—not raw compute—has emerged as the primary limiter of performance, power, and scalability. The article argues that network-on-chip fabrics are becoming the true center of gravity in modern
Learn more about post
2026 Predictions: System-Level Design, AI-Native Workflows, and the Rise of Multi-Die Compute Fabrics 
Explore 2026 semiconductor predictions as AI accelerates system-level design, multi-die compute fabrics, chiplets, 2.5D/3D integration, and AI-native architecture workflows reshape how advanced systems are built and verified.
Learn more about post
Advancing Europe’s Automotive Chiplet Vision: Arteris Joins CHASSIS to Accelerate Software-Defined Mobility
Arteris joins CHASSIS, Europe’s open automotive chiplet initiative with advanced NoC and multi-die interconnect technology that accelerates software-defined mobility.
Learn more about post

No results found

Make sure all words are spelled correctly. Try different, more general, or fewer keywords.

Call to Action
Popup Overlay