AMS System-Level Verification and Validation using UVM in SystemC and SystemC-AMS: Automotive Use Cases
This 12-page paper published in the peer-reviewed IEEE Design & Test journal explains how Universal Verification Methodology (UVM), initially developed for digital systems, can be extended to analog and mixed signal systems with the help if IP-XACT-based IP packaging and
Learn more about post