Home » Newsroom » Blog » Semiconductor Engineering: Last-Level Cache Video

Semiconductor Engineering: Last-Level Cache Video

Apr 7, 2020
Madelyn Miller
< 1 min read

Tech Talk Video: Last-Level Cache

April 6th, 2020 – By Ed Sperling

Kurt Shuler, vice president of marketing at Arteris IP, explains how to reduce latency and improve performance with last-level cache in order to avoid sending large amounts of data to external memory, and how to ensure quality of service on a chip by taking into account contention for resources.

To see the video on the SemiEngineering page, please click HERE.

See other SemiEngineering tech talk videos here.

Blogs

Latest Blogs

Blog

Semiconductor Engineering: CSR Management: Life Beyond Spreadsheets

The hardware-software interface (HSI) that’s physically represented by control and status registers (CSRs) is a critical source of design risk. Mismanagement of CSRs contributes to a number of SoC failures. To avoid these setbacks, engineering teams need a robust, automated

Learn more about this

Blog

EDN: Boosting RISC-V SoC performance for AI and ML applications

Modern SoC designs are more innovative and complex than ever, therefore RISC-V-based designs must address challenges like interoperability, hardware-software integration, and safety certifications to meet stringent performance and reliability standards. Learn more in this article.

Learn more about this

Blog

Electronic Design: Breaking Barriers in SoC Design with Smart NoC Automation

As SoCs grow in complexity, manual NoC generation is no longer practical. Discover how how automated NoC generation streamlines interconnect development to improve efficiency, scalability, and performance in advanced semiconductor designs.

Learn more about this

Blog

Semiconductor Engineering: Data Movement Is the Energy Bottleneck of Today’s SoCs

In today’s AI-focused semiconductor landscape, raw compute performance alone no longer defines the effectiveness of a system-on-chip (SoC). Learn more about how the right interconnect ensures that design teams are well-equipped to meet workload demands while achieving the performance and

Learn more about this

Blog

Unite.AI: Andy Nightingale, VP of Product Marketing at Arteris – Interview Series

Learn more about Andy Nightingale, VP of Product Marketing at Arteris. Throughout his 35-year career, Andy has held a range of roles, including engineering and product management positions at Arm, where he spent 23 years. In his current role, Andy

Learn more about this

Blog

Design & Reuse: Automating Hardware-Software Consistency in Complex SoCs

Magillem Registers automates hardware-software consistency, ensuring consistency, reducing errors, and accelerating development for efficient, innovative, and reliable designs.

Learn more about this

Semiconductor Engineering: Last-Level Cache Video

Tech Talk Video: Last-Level Cache

Latest Blogs

Headquarters