Enabling Autonomous Hardware Systems

Learn why Arteris IP interconnect IP is the on-chip communications heart of cache coherent systems for autonomous driving, artificial intelligence (AI) / machine learning (ML), neural networks and automotive sensor fusion.

  Download FlexNoC AI Package Datasheet

  Download AI & Neural Net Presentation  Download ISO 26262 Certification paper

 

2017-09-27-ncore-3-diagram-3.png

The best technology: Arm AMBA CHI and ACE interoperability, CCIX support for multi-die systems. Plus functional safety mechanisms to achieve ISO 26262 certification.

  Download Ncore datasheet

The greatest cost in doing your own interconnect is opportunity cost, the loss of potential profit you could realize if your design teams were working on flagship features.

  Download FlexNoC AI Package Datasheet

Arteris IP interconnect IP helps your products simultaneously achieve higher design frequencies, lower latency and lower power consumption. Our easy-to-use configuration tooling combined with our automated simulation, model generation and verification features help shorten your design schedules.

Your company makes more money by creating higher performing products at lower cost, faster.

  Download FlexNoC Datasheet

  Download Ncore datasheet

  Download CodaCache Datasheet

tesla-model-s-mobileye-arteris-white-600px.png

For years, Arteris technology has allowed us to continually increase the performance of each EyeQ ADAS SoC generation while reducing wire routing congestion and timing closure issues.

logo_intel_mobileye_white.png
Elchanan Rushinek, Vice President of Engineering, Mobileye

K. Charles Janac CEO

K. Charles Janac

President and CEO

Charlie’s career spans 20 years and multiple industries including electronic design automation, semiconductor capital equipment, nanotechnology, industrial polymers and venture capital. He has played a leadership role in the formation of Cadence, HLD Systems and Brooks Automation.

Connect with me on LinkedIn

khaled-labib-650x750

Khaled Labib

Vice President of Engineering

Khaled is a senior engineering executive bringing over 23 years of experience in technology including chip and SoC architecture, design, verification and physical implementation at SK Hynix, Toshiba, Samsung, Seagate, SandForce/LSI, Applied Micro, MagnaChip and Hifn.

Connect with me on LinkedIn

benoit-delescure-bw-600x750

Benoit de Lescure

Chief Technology Officer

Benoit has 3 decades' experience in ASIC engineering & semiconductor IP. Before Arteris, he worked at Sonics and Thomson Multimedia. He is an inventor on 7 patents and earned a postgraduate certificate from the Université Paris VI – Pierre et Marie Curie (UPMC).

Connect with me on LinkedIn

kurt shuler web

Kurt Shuler

Vice President of Marketing

Prior to Arteris, Kurt Shuler held senior marketing and product management roles at Intel, Texas Instruments, ARC International and two startups. He has extensive IP, software and semiconductor experience in mobile, automotive, consumer and enterprise markets.

Connect with me on LinkedIn

David Mertens Arteris Vp of Sales

David Mertens

Worldwide Vice President of Sales

David Mertens brings many years' experience selling intellectual property and semiconductors across multiple vertical markets. He has held sales leadership positions with a focus on IP licensing at Audience, Tensilica, Synopsys, Faraday & Zoran.

Connect with me on LinkedIn

Michel Telera

Michel Telera

Vice President of Sales

Michel Telera was previously the Director of Southern Europe for Verisity where he built the organization from its inception to over $11 million in sales. He has a 20-year record of serving major semiconductor vendors at Daisy, Viewlogic, Compass, and Avant!

Connect with me on LinkedIn

paul-alpern-bw-600x750

Paul L. Alpern

General Counsel

Paul is a Silicon Valley legal veteran with over 20 years' experience. He has held senior positions at Wave Computing, MIPS Tech LLC, SanDisk, AppliedMicro, MACOM, MIPS Technologies and Sumitomo Chemical. Paul graduated Summa Cum Laude from UC Berkeley, and earned his Juris Doctor from Harvard Law School.

Connect with me on LinkedIn

Ty-Garibay-ArterisIP-grayscale-600x750

Ty Garibay

Technology Advisor

Ty is a pioneer in SoC development, playing key roles in the development of CPU and SoC architectures at Motorola, Cyrix, SGI, Alchemy, ARM, TI, and Altera. Most recently, he led FPGA IC design at Intel after it acquired Altera in late 2015. Ty has authored and co-authored 34 patents.

Connect with me on LinkedIn

Build SoCs Like the Best

~ With Arteris IP Inside! ~

Contact Us! ›

 

home-page-bottom-chips-text-layer-mask.png